
DS4625
3.3V Dual-Output LVPECL Clock Oscillator
_______________________________________________________________________________________
5
X1
X0
PLL
X2
PFD
LPF
LC-VCO
DIV M
DIV P
DIV N
LVPECL
VCC
GND
OE
OP1
ON1
LVPECL
OP2
ON2
DS4625
RPU
VCC
Figure 1. Block Diagram
OE
OP_
tPZA
0.7 x VCC
0.3 x VCC
PECL_BIAS
ON_
tPAZ
Figure 2. LVPECL Output Timing Diagram When OE is Enabled and Disabled